Jan. 26th, 2011

izard: (Default)
Just finished writing a test case for Linux that shows that multiple writes to PCI memory on devices connected to ICH9 on Montevina platform may lead to disruption of timer (int 16) interrupt delivery. First I've developed a huge and buggy patch for kernel that manifests this bug but finally squeezed this functionality to only 20 lines of user mode C and 5 lines shell script.

Looks like it is a hardware bug, as it is reproducible in multiple OSes. It's good however that on any modern platform I cannot reproduce this issue. Still Intel has 7 years support guarantee for platforms included to embedded roadmap, and I am one of those who some times gets this kind of work.

Now will switch on refining a demo for MWC. Hope to go there in 3 weeks, may be I'll have some time to see Barcelona rather then standing on a booth 9 hours a day. Likely will have to do both actually.

Profile

izard: (Default)
izard

September 2025

S M T W T F S
 1 23456
78910111213
14151617181920
21222324252627
282930    

Most Popular Tags

Style Credit

Expand Cut Tags

No cut tags
Page generated Sep. 20th, 2025 04:58 am
Powered by Dreamwidth Studios